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Abstract-We obtain the output characteristics of graphene 
field-effect transistors by using the charge-control model for the 
current, based on the solution of the Boltzmann equation in the 
field-dependent relaxation time approximation.  Closed 
expressions for the conductance, transconductance and saturation 
voltage are derived.  We found good agreement with the 
experimental data of Meric et al. [1], without assuming a carrier 
density-dependent velocity saturation. 
 
I. INTRODUCTION 
In recent years, graphene has emerged as a novel mono-layer 
material with exotic physical properties for applications in high 
performance electronic devices [1, 2].  Namely the relation 
between the charge carrier energy E and the two-dimensional 
(2D) wave vector  =  +  is linear i.e.  = ħ
, where 
vf ~ 108 cm/s is the Fermi velocity, thereby reducing the band 
gap to a single point (Dirac point) [3].  In this framework all 
carriers have a velocity with the same absolute value that is 
one order of magnitude larger than in conventional III-V 
materials [4], making graphene a promising candidate for high-
speed nanoelectronics. 
Recently, graphene field-effect transistors (GFETs) were 
successfully fabricated, and exhibited I-V characteristics 
similar to conventional silicon MOS transistors [1].  Low field 
mobilities were however strongly degraded by the presence of 
coulombic space charge in the neighboring oxides, whereas 
nonlinearities in the current-voltage characteristics were 
interpreted as caused by carrier velocity saturation for which 
the value would depend on the carrier concentration induced 
by gate voltages in the 2D graphene mono-layer. 
In this paper, we developed a charge-control model for 
GFETs that does not require the assumption of carrier density-
dependent saturation velocity to reproduce the experimental 
characteristics.  Our model also provides closed form analytic 
expressions for the saturation voltage, conductance and 
transconductance of the device. 
II. TRANSISTOR STRUCTURE 
Fig. 1 shows a schematic of the GFET, where the graphene 
mono-layer sits on a thick SiO2 layer with capacitance Cback on 
top of a back gate that controls the source and drain resistance 
Rs at the same time as the channel threshold voltage with bias 
Vgback.  A top gate of length L separated from the graphene 
mono-layer by a thinner oxide with capacitance Ctop controls 
the carriers in the channel with Vgtop.  For the sake of 
comparison with experiment, we will only consider p-channel 
device operation, but our model is valid for n-channel 
operation as well. 
III. MODEL 
In the relaxation time approximation, current in a 2D 
graphene layer at room temperature is diffusive and given by 
  = 2

ℎ 
 (1) 
where W is the graphene layer width, p is the hole 
concentration, F is the electric field and τ(p) is the relaxation 
time for a particular carrier concentration.  In the high field 
regime, we assume  = /1 +  ⁄   where Fc is the 
critical field for the onset of high energy collisions such as 
remote phonons, for instance,  =  ⁄ / is the low 
field relaxation time dominated by scattering with charged 
Fig. 1.  Schematic of the GFET device. 
 
impurities with density Ni, and τ0 is a time constant.  By setting μ =  ħ⁄ 
/, one recovers the conventional current 
expression 
  = 
 (2) 
with 
 = μ/1 +  ⁄  , where the low field 
conductance ! ∝ , as observed experimentally. 
In the charge-control model, and for p>>p0 (which is the 
case for all data in [1]), where p0 is the minimum sheet carrier 
concentration, one can write # = −%&'() ⁄ *[,- − ,#] 
where V(x) is the electric potential along the channel from 
source to drain, and  ,- = ,-'() − , < 0.  Here V0 is the 
threshold voltage of the GFET and is defined in [1] by 
, = ,-'() + %&123 &'()⁄ *%,-123 − ,-123*  where ,-'()  and ,-123  are the top and back gate voltages at the Dirac point 
respectively.  By integrating the current equation (2) from 
source to drain in the gradual channel approximation as in 
conventional MOS devices [7], and by taking into account the 
series resistance Rs at the source and drain, we get 
4 = 1467 8,47 − , + 67
+,47 − , + 67 − 467,479 (3) 
where Vds is the drain-source voltage,  =  :⁄ μ,&'(),-'() − , − ,47 2⁄  and  , = :. 
From the current expression (3), the transistor conductance 
gd at low drain-source bias and the saturation voltage Vds(sat) are 
readily obtained, 
 ;4,47 → 0 = −,-=267,- − 6,= (4) 
 ,4772' = 2>,-1 + > +
1 − >
1 + > ?,
− @, − 21 + >,,-A (5) 
while the transconductance at saturation is given by 
;B72' = ?1 − 1 @1 − 21 + > ,- ,⁄C A /67 + 6 (6) 
Here > = 67 6⁄  and 1 6⁄ =  :⁄ μ&'(), , so that RcVc is 
independent on Vc, as is the conductance at low drain bias (eq. 
4). 
IV. RESULTS 
Eq. 4 predicts a linear relation between 1/gds and 1/Vg0 with a 
slope given by RcVc (inversely proportional to the mobility) 
and  an  asymptotic  conductance  value  for  large  Vg0  reaching 
 
Fig. 2.  Inverse of the small-signal source-drain conductance (1/gds) as a 
function of the inverse of the top gate voltage minus the threshold voltage 
(1/Vg0) for (a) Vgback = -40 V and (b) Vgback = +40 V. 
2Rs.  Fig. 2 shows the plots of the inverse low-bias 
conductance as a function of the inverse gate voltage for two 
substrate biases Vgback = -40 V (V0 = 2.36 V; fig. 2a) and Vgback 
= +40 V (V0 = 0.64 V; fig. 2b) in the device configuration 
investigated in [1].  In both cases, the experimental 
conductance values display the linear relation.  In fig. 2a (Vgback 
= -40 V), the solid curve is calculated from (4) with the 
mobility (µ0 = 550 cm2/V·s) and source resistance values (Rs = 
700 Ω) given in [1].  One can observe the slopes of the 
experimental and theoretical curves are in relatively good 
agreement indicating similar values of mobility, while both 
(a)
(b)
  
Fig. 3.  Drain current (Id) as a function of drain-source voltage (Vds) for (a) 
Vgback = -40V; Vgtop = 0V, -1.5V, -1.9V and -3V (from bottom to top) and (b) 
Vgback = +40V; Vgtop  =  -0.8V, -1.3V, -1.8V, -2.3V and -2.8V. 
curves are shifted from one another by a relatively constant 
value which is determined by the source resistance.  The best 
fit between the two curves is obtained with µ0 = 600 cm2/V·s 
and Rs = 500 Ω, so the discrepancy is essentially due to a 
different value of the source resistance.  In fig. 2b (Vgback = +40 
V), the disagreement between the theory (µ0 = 1200 cm2/V·s; 
Rs = 1200 Ω [1]) and experimental values is more dramatic 
since it affects both the slope (mobility), and to a less extent 
the asymptotic value of the conductance (source resistance).  
The best fit is obtained with µ0 = 400 cm2/V·s and Rs = 1000 
Ω. 
 
 
Fig. 4.  Drain-source saturation voltage (Vds(sat)) as a function of top-gate 
voltage (Vgtop) for two Vgback biases. 
In fig. 3 we display the I-V characteristics of the GFET for 
the two back gate bias conditions.  In fig. 3a (Vgback = -40 V), 
an excellent agreement between experiment and theory (eq. 3) 
is obtained with µ0 = 700 cm2/V·s, Rs = 800 Ω, and Vc = 0.45 V 
for all gate biases, which  provides the right current values for 
high (negative) Vds.  Our mobility value is 25% higher than 
Meric’s fitted values (µ0 = 550 cm2/V·s), while the source 
resistance is within 15% of the measured ones [1].  The up-
kick in the drain current attributed to ambipolar transport for 
Vgtop = 0 V is simulated by a phenomenological current term 
proportional to DEF DEFFGH − I⁄ J [8].  For comparison, we 
also plot the current with the parameter values (µ0 = 600 
cm2/V·s and Rs = 500 Ω) that fit the conductance 
characteristics  in  fig. 2a.   Here  we  use  Vc  =  0.5 V  (Fc  = 5 
kV/cm) for all gate biases, which gives the right current values 
at Vds = -3 V but overestimates the current at high (negative) 
gate and intermediate source-drain biases.  Similar curves are 
displayed on fig. 3b (Vgback = +40 V).  Here the best fit of the I-
V characteristics is obtained with µ0 = 1200 cm2/V·s, Rs = 1500 
Ω and Vc = 1.5 V (Fc = 15 kV/cm) for all gate biases, which are 
also close to Meric’s values [1], but significantly different from 
the best conductance fit on fig. 2b that underestimates 
(overestimates) the current at low (high) (negative) gate bias.  
This high value for Fc compared to the GFET configuration 
with Vgback = -40 V is indicative of the higher saturation voltage 
for similar gate biases, while the higher source resistance 
provides lower current than for Vgback = -40 V, despite the 
higher mobility. 
In fig. 4 we plot the drain-source saturation voltage as a 
function of gate bias (eq. 5) for the two GFET configurations.  
One notices the excellent agreement between theory and 
experiment, especially for the Vgback = -40 V 
(a)
(b)
Fig. 5.  Hole concentration as a function of position along the channel length 
(source is on the left) for Vgback = -40 V and Vgtop = 0 V, -1.5 V, -1.9 V and -3 V 
(from bottom to top) at the onset of saturation. 
condition, whereas the discrepancy for the Vgback = +40 V 
configuration is due to the uncertainty in ascertaining the 
experimental values that fall out of the figure. 
From the current equation (3) we obtain the expression of the 
potential along the channel at the onset of drain current 
saturation for Vgback = -40 V and varying top-gate biases.  One 
can observe that the channel never experiences pinchoff even 
for the lowest applied top-gate bias (0 V) since according to 
[1], the minimum sheet carrier density n0 ~ 5 x 1011 cm-2, 
which also validates the assumption of unipolar transport. 
V. DISCUSSION AND CONCLUSIONS 
We provide a coherent model that computes the output and 
transfer characteristics of GFETs for two back-gate bias 
conditions, for which the source and drain contacts are either 
p- or n-types.  For unipolar transport, closed form expressions 
are obtained for the current, low drain bias conductance, 
transconductance and saturation voltages, which rely on three 
parameters i.e. low field carrier mobility, source-drain 
resistance and critical field for the high energy carrier 
scattering, to reproduce the experimental I-V characteristics for 
each back gate condition.  In particular we predict a linear 
dependence of the inverse low-field conductance versus 
inverse gate voltage, which is qualitatively verified, and we 
point out a discrepancy between the parameter values used for 
the gds -Vg0 plots and the I-V plots, especially for positive back 
gate voltage, which has not been resolved so far.  However the 
predicted quasi-linear dependence between saturation voltage 
and gate voltage is well reproduced experimentally.  
Let us emphasize that our model relies on only one Fc 
parameter to describe the current at high drain biases for all top 
gate biases, which according to the velocity field relation v(F) 
implies a single saturation velocity vsat = 3.2 x 106 cm/s (1.8 x 
107 cm/s) for Vgback  = -40 V (+40 V), unlike Meric’s model 
that requires a concentration dependent saturation velocity to 
fit the experimental data.  In this respect, let us point out that 
close analysis of the source–drain field profile indicates that 
the maximum fields achieved in the highest drain biases are 
only a few times the critical field values Fc, which is far from 
achieving saturation; it is therefore quite possible that the 
velocity-field relation acquires a lower slope due to remote 
phonon scattering rather than saturating. 
Finally, we also point out that detailed analysis of the charge 
control model indicates that even for the lowest (negative) top 
gate bias i.e. Vgtop = 0 V (-0.8 V) for Vgback = -40 V (+40 V), the 
channel never pinches–off, which suggests that the current 
increase at high drain biases may be due to other causes than 
electron injection. 
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